<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd">
    <url>
        <loc>https://support.microchip.com/s/article/Post-synthesis-sim-w-EDAC-RAM-fails-VHDL-only-1625098185902</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-MSS-system-lowest-operating-frequency-1625098189877</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-DSP-testbench-fails-post-layout-simulation-Error-vsim-3170-could-not-find-postsynth-testbench-1625098184716</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-MSS-Ethernet-MAC-Throughput-1625098189867</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-boot-up-1625098178513</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-2-Starter-Kit-does-not-support-ULPI-mode-for-USB-interface-1625098152093</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-Running-DAC-in-Voltage-Mode-1625098179195</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Application-traffic-on-the-FIC0-interface-causes-some-SYSREG-registers-to-reset-back-to-the-power-on-values-1625098148650</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-MSS-UART-RxFIFO-interrupt-trigger-level-could-not-be-changed-1625098172456</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Programming-time-in-concurrent-mode-Flash-Devices-only-1625098189121</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartDesign-Performing-UNDO-After-Deleting-a-Port-Slice-Does-Not-Restore-Inversion-Attribute-1625098184756</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartDesign-Generates-Incorrect-Bus-Interface-Connections-when-Users-Connect-an-APB-Bus-Master-to-an-APB3-Bus-Master-1625098188428</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/The-Erase-Procedure-Option-for-SmartFusion2-Engineering-Sample-ES-1625098155356</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/The-programming-with-security-will-fail-if-STAPL-file-was-generated-by-Designer-software-prior-to-version-8-2-1625098172739</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/The-selected-version-of-Identify-cannot-be-launched-by-Synplify-Pro-E-2011-03A-1625098175928</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartDesign-Does-Not-Correctly-Update-Verilog-HDL-Components-After-a-Verilog-Parameter-is-Changed-1625098188443</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartDesign-connection-hidden-behind-instances-that-are-closely-placed-1625098187324</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartDesign-Component-With-Undriven-Nets-Generates-Confusing-Log-Window-Messages-1625098187334</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Can-t-set-constraints-on-clocks-in-and-out-of-PLLs-in-Synplify-Libero-IDE-1625098186014</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Cannot-instantiate-a-schematic-component-in-SmartDesign-1625098188334</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Simulating-ADC-block-of-SmartFusion-1625098179181</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Silicon-Sculptor-II-Communication-Error-with-Windows-2000-Platform-1625098202472</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-the-procedure-to-generate-the-bin-file-using-SoftConsole-1625098141600</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Are-there-separate-charge-pumps-for-Fabric-and-eNVM-in-SmartFusion2-devices-1625098152764</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Is-the-eNVM-flash-cell-different-from-the-fabric-flash-cell-1625098152088</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-the-clock-to-output-delay-when-PLL-is-bypassed-1625098143973</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Power-data-for-DDR-macro-and-CLKINT-are-missing-1625098196910</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/AX-Adder-Subtractor-produces-incorrect-simulation-result-during-VHDL-simulation-1625098195911</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-to-view-XML-reports-outside-Libero-Software-1625098147846</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-Explanation-of-Number-of-parity-bits-in-MDDR-interface-in-light-of-the-SECDED-protocol-1625098150404</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FlashPro-Hardware-Connecting-Sequence-1625098197857</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-the-way-to-calculate-the-right-amount-of-pull-down-if-you-want-to-tie-VJTAG-pin-to-ground-with-some-pull-down-1625098158926</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Cannot-Switch-Clock-Inputs-To-Different-Clock-Pins-In-PinEdit-1625098202485</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-the-DEVRST-N-minimum-pulse-width-in-G4-devices-What-are-the-Min-Max-value-of-DEVRST-N-in-Smartfusion2-Igloo2-devices-1625098139906</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-uses-default-die-and-package-selection-1625098197538</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/RAM-Block-usage-issue-1625098197529</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FineICC-test-failure-in-Silicon-Sculptor-II-1625098202032</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-to-keep-license-daemon-active-while-logging-off-the-license-server-1625098152754</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FIFO-Controller-issue-1625098197532</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FCS325-package-don-t-have-SC-SPI-pins-FLASH-GOLDEN-N-pin-1625098158310</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Fan-In-Nets-to-RAM-Blocks-in-ChipPlanner-Are-Not-Displayed-1625098198400</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/I-ordered-a-floating-license-with-multiple-seats-How-can-I-host-these-seats-on-two-different-license-servers-1625098139427</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-Inferring-CLKINT-In-Front-Of-Special-CLKBUFs-1625098196964</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-Do-Igloo2-and-SmartFusion2-devices-support-ViewDraw-design-flow-1625098147265</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/ProASIC-and-ProASICPLUS-Asynchronous-Read-and-Asynchronous-Write-to-the-Same-Address-1625098198927</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Can-I-read-Silicon-Signature-of-the-ProASIC3-devices-from-the-FPGA-fabric-core-1625098149865</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Can-I-read-uPROM-content-out-of-the-RTG4-over-JTAG-1625098149528</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Identify-Debugger-shows-error-while-debugging-a-JTAG-chain-with-non-Microsemi-devices-1625098140573</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-generates-a-netlist-that-exceeds-the-maximum-fanout-of-device-causing-netlist-to-fail-compile-1625098202491</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-the-state-of-Clamp-diodes-when-the-device-is-powered-OFF-1625098149500</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url> 
</urlset>