<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd">
    <url>
        <loc>https://support.microchip.com/s/article/Exact-value-in-CCC-configuration-1625098152016</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Error-during-Place-and-Route-with-Libero-v11-8-1625098149536</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/ePD-and-Libero-ViewDraw-co-installation-licensing-issues-1625098197540</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Core-Cordic-VHDL-version-doesn-t-synthesize-1625098152082</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Core-does-not-disconnect-at-Memory-BAR-Boundaries-1625098202489</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Core-regeneration-fails-if-the-log-file-is-read-only-1625098194827</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Support-for-SL-DL-in-RTAX-devices-1625098139884</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Corrupted-AFM-Programming-File-Causes-Programming-Failure-1625098196394</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Worst-case-Path-in-Timer-Summary-Tab-Does-Not-Match-Worst-Case-Path-Listed-in-Timer-Paths-Tab-1625098202906</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Are-there-any-recommendations-to-detect-early-infant-mortality-failures-for-flash-FPGAs-1625098139418</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Cortex-M3-memory-map-of-the-design-for-Smartfusion2-1625098147837</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Electrical-specs-Schmitt-trigger-characteristics-of-DEVRST-N-in-RTG4-devices-1625098139899</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-Duplicates-DMUX-components-to-satisfy-fan-out-limit-1625098197542</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-erroneously-inserting-CLKINT-after-a-HCLKBUF-macro-causing-Designer-to-fail-compile-1625098198374</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-generates-a-netlist-that-exceeds-the-maximum-fanout-of-device-causing-netlist-to-fail-compile-1625098202491</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-Inferring-CLKINT-In-Front-Of-Special-CLKBUFs-1625098196964</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Synplify-uses-default-die-and-package-selection-1625098197538</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Drivers-for-Smartfusion2-MSS-ETHERNET-PHY-1625098151161</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/The-dont-optimize-or-dont-touch-GCF-Constraints-Are-Not-Recognized-After-Layout-1625098194356</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Drive-strength-and-Slew-Rate-of-JTAG-pins-1625098152021</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Drift-between-Input-Output-Clock-in-AX-PLL-simulation-1625098194364</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Are-the-charge-pumps-in-Smartfusion2-devices-always-on-1625098152766</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-the-spi-file-contain-a-checksum-1625098139896</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/The-timing-report-does-not-include-enable-signals-1625098196961</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-SmartFusion2-IGLOO2-PCIe-have-any-issues-with-powering-up-configured-without-a-PCIe-REFCLK-1625098145624</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Timer-CLK-frequency-constraint-is-ignored-1625098194823</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-RTAX-to-AX-Prototyping-script-check-the-timing-of-the-design-1625098149868</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Timer-does-not-calculate-max-delays-for-some-paths-1625098197864</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-Microsemi-s-CorePCIF-support-bus-parking-functionality-1625098143082</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Are-Libero-SOC-results-repeatable-for-identical-tool-inputs-1625098141568</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-Microsemi-support-Mentor-Graphics-CDC-code-verification-tool-1625098141604</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-Microsemi-store-FPGAs-in-dry-bagged-packages-under-Nitrogen-flow-1625098149862</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-Microsemi-have-PCIe-drivers-Windows-and-Linux-available-for-SmartFusion2-Igloo2-and-RTG4-1625098147843</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-Microsemi-Edition-of-Modelsim-tool-Modelsim-ME-and-Modelsim-ME-Pro-support-FLI-Foreign-Language-Interface-1625098143013</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/ARCH-file-parsing-error-1625098202487</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Does-eNVM-page-retention-get-refreshed-every-time-it-is-written-1625098143037</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Do-we-need-X-display-to-run-Libero-in-batch-mode-1625098153392</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/After-Creating-Deleting-a-Local-Clock-Region-Macros-Still-Show-Assigned-in-Logical-Tab-in-the-Hierarchy-Window-1625098191647</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/APA-global-promotion-limitation-with-PLL-and-GLINT-1625098194358</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Different-nets-may-be-shown-as-promoted-to-global-in-Designer-v5-0-1625098198931</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Define-ASIC-Gates-and-System-Gates-1625098139433</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-does-disable-timing-differ-from-set-false-paths-When-to-use-disable-timing-instead-of-set-false-paths-1625098140569</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Why-there-is-no-report-of-vibration-and-shock-test-for-CGA-package-performed-by-Microsemi-1625098156014</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Can-we-connect-a-10-pin-flashpro3-flashpro4-programmer-to-Fusion-Advanced-development-kit-1625098162377</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-the-Core-and-I-O-activation-level-power-supply-of-MX-devices-1625098154935</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/If-the-RT3P-device-is-powered-off-will-it-be-vulnerable-to-SEU-or-any-other-radiation-related-attack-1625098161416</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Could-the-Super-Button-SB-and-the-Super-Spring-SS-socket-interposer-in-the-adapter-socket-kits-be-interchangeable-1625098156454</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-FPGA-power-up-to-functional-time-1625098160196</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/A32100DX-with-84-CQFP-has-14-ground-pins-if-one-of-the-ground-pins-becomes-open-on-PCB-what-is-the-consequence-1625098161836</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-to-prioritize-multiple-Libero-license-files-so-they-will-be-checked-out-based-on-the-user-s-intention-1625098161846</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url> 
</urlset>