<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd">
    <url>
        <loc>https://support.microchip.com/s/article/AX-Adder-Subtractor-produces-incorrect-simulation-result-during-VHDL-simulation-1625098195911</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/ACTgen-generated-the-wrong-netlist-for-Pipelined-Barrel-Shifter-1625098194815</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Why-do-I-See-the-Name-IOFIFO-in-my-timing-display-if-IOFIFO-is-not-a-valid-feature-in-the-Axcelerator-architecture-1625098196392</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-Microsemi-seal-daisy-chain-package-LGA624-and-LGA1272-1625098140576</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/ACTgen-implements-delay-parameter-incorrectly-1625098197850</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-do-we-configure-the-Memory-Protection-Unit-of-Cortex-M3-processor-1625098139910</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/RT54SX-S-SU-Simulation-Limitation-1625098195295</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/RTG4-flip-chip-package-What-is-the-solder-bumps-material-composition-1625098139891</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Why-OEM-SynplifyPro-does-not-complain-declaration-as-SynplifyPro-ME-version-1625098159012</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-do-I-obtain-die-size-of-Microchip-FPGAs-1625098138107</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/HCSL-standard-support-for-the-SERDES-REFCLK-pins-1625098147839</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Vref-Pin-Assignment-for-Axcelerator-Devices-Causes-Assertion-Failed-1625098198933</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/ViewDraw-for-Actel-Schematic-Design-Rules-1625098197854</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/ViewDraw-cannot-be-started-if-there-is-an-invalid-license-server-in-LM-LICENSE-FILE-1625098196390</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Getting-Error-of-shared-object-file-while-Install-a-legacy-Libero-software-to-Linux-machine-1625098147276</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/For-how-long-does-Silicon-Explorer-II-unit-retain-memory-once-powered-down-1625098159003</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SDC-Files-are-not-being-Audited-when-imported-as-auxiliary-files-1625098198386</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Using-Sculptor-V4-35-WIN-to-program-an-APA-device-with-Secure-feature-does-not-work-1625098198923</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FlashPro-Hardware-Connecting-Sequence-1625098197857</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Adding-IO-pullup-pulldown-without-affecting-Place-and-Route-1625098139889</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Setting-the-data-rate-before-setting-the-clock-freq-does-not-work-1625098197871</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FineICC-test-failure-in-Silicon-Sculptor-II-1625098202032</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FIFO-Controller-issue-1625098197532</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/FCS325-package-don-t-have-SC-SPI-pins-FLASH-GOLDEN-N-pin-1625098158310</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Fan-In-Nets-to-RAM-Blocks-in-ChipPlanner-Are-Not-Displayed-1625098198400</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Simulation-Error---Cannot-find-presynth-testbench-1625098202476</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Size-of-the-various-eNVM-sections-in-bytes-for-each-SmartFusion-family-member-1625098154933</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Are-there-separate-charge-pumps-for-Fabric-and-eNVM-in-SmartFusion2-devices-1625098152764</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-IGLOO2-floating-inputs-reliability-concern-1625098143673</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-Termination-Requirements-for-Clock-to-REFCLK-pins-of-SERDES-1625098152019</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Smartfusion2-IGLOO2-Are-there-simulation-models-available-for-the-PCIe-Demo-designs-1625098150334</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-Do-Igloo2-and-SmartFusion2-devices-support-ViewDraw-design-flow-1625098147265</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-IGLOO2-eNVM-Reserved-page-usage-1625098147824</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-Explanation-of-Number-of-parity-bits-in-MDDR-interface-in-light-of-the-SECDED-protocol-1625098150404</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-How-to-configure-MSIO-to-operate-in-Hot-Swap-Mode-in-SmartFusion2-and-Igloo2-1625098147272</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-Is-it-possible-to-make-PCIe-root-complex-in-Igloo2-or-SmartFusion2-1625098154931</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-Mapping-of-Configuration-registers-between-Libero-and-User-Guide-Firmware-that-allows-lock-bit-setting-1625098148628</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Smartfusion2-IGLOO2-Understanding-PCIe-AHB-master-read-transactions-1625098154472</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Smartfusion2-IGLOO2-What-DDR-memory-devices-can-interface-to-the-FPGA-controller-1625098148602</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Smartfusion2-IGLOO2-What-defines-the-SERDES-data-rate-speed-1625098157616</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Smartfusion2-IGLOO2-What-electrical-idle-modes-are-supported-by-the-SERDESIF-1625098157618</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-What-is-the-state-of-User-IO-during-SYSRESET-N-assertion-1625098153409</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-IGLOO2-What-is-the-state-of-user-IOs-when-DEVRST-N-is-asserted-1625098152760</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Smartfusion2-Can-we-Power-off-Bank-1-of-M2S050-FGG896I-1625098158317</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Can-I-use-Varef-2-5V-for-ADC-in-SmartFusion-devices-1625098143680</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Define-17th-bit-of-the-envm-status-register-1625098154916</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Describe-eNVM-Control-Register-reqaccess-1625098154496</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion2-Igloo2-State-of-IOs-when-DEVRST-N-held-low-1625098151142</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartFusion-FlashPro-software-fails-to-export-chain-STAPL-from-A2F060M3E-A2F500M3G-STAPL-1625098174877</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Explanation-of-the-Timer-Expanded-Path-1625098202045</loc>
        <lastmod>2021-07-10</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url> 
</urlset>