https://support.microchip.com/s/article/Compile-Errors-Connectivity-Codes-CMP001-CMP030-1625098133488 2021-07-10 0.5 daily https://support.microchip.com/s/article/Compile-Warnings-Codes-CMP201-CMP300-1625098133482 2021-07-10 0.5 daily https://support.microchip.com/s/article/Compiling-HDL-code-in-Modelsim-1625098199763 2021-07-10 0.5 daily https://support.microchip.com/s/article/Compiling-Verilog-Libraries-for-ModelSIM-1625098134492 2021-07-10 0.5 daily https://support.microchip.com/s/article/Conflicting-Pin-Information-Between-PinEditor-Assignments-and-Netlist-Attributes-1625098195313 2021-07-10 0.5 daily https://support.microchip.com/s/article/Connecting-Cross-Page-Signals-in-VeriBest-Design-Capture-1625098135749 2021-07-10 0.5 daily https://support.microchip.com/s/article/Considerations-When-Migrating-From-SX08-to-SX08A-1625098202021 2021-07-10 0.5 daily https://support.microchip.com/s/article/Creating-Block-Symbols-in-VeriBest-Design-Capture-1625098135763 2021-07-10 0.5 daily https://support.microchip.com/s/article/Creating-Your-Own-Schematic-Border-in-VeriBest-Design-Capture-1625098135732 2021-07-10 0.5 daily https://support.microchip.com/s/article/Cross-Probing-Between-VeriBest-Design-Capture-and-VHDL-Simulator-1625098135760 2021-07-10 0.5 daily https://support.microchip.com/s/article/CvdbConvert-Error-When-Converting-Designs-from-Designer-3-0-or-3-1-to-Designer-3-1-1-or-Later-1625098133460 2021-07-10 0.5 daily https://support.microchip.com/s/article/Default-Settings-for-Unused-I-Os-and-Clocks-1625098133508 2021-07-10 0.5 daily https://support.microchip.com/s/article/Design-states-invalidated-when-Speed-Grade-is-changed-1625098141562 2021-07-10 0.5 daily https://support.microchip.com/s/article/Do-42MX-3200DX-devices-have-a-flexible-dedicated-JTAG-mode-1625098134516 2021-07-10 0.5 daily https://support.microchip.com/s/article/Do-Actel-devices-have-a-built-in-global-set-reset-pin-1625098198382 2021-07-10 0.5 daily https://support.microchip.com/s/article/Does-Actel-Dry-Pack-Their-Devices-1625098196385 2021-07-10 0.5 daily https://support.microchip.com/s/article/Driving-3-3V-clock-signal-to-MSIOD-pins-of-RTG4-Dev-Kit-1625098145640 2021-07-10 0.5 daily https://support.microchip.com/s/article/Error-in-Designer-s-edn2mgc-Script-Causes-Incorrect-Mapping-for-40MX-Devices-1625098134519 2021-07-10 0.5 daily https://support.microchip.com/s/article/Error-When-Reading-an-EPD-ViewDraw-Generated-EDIF-Netlist-into-Designer-1625098134509 2021-07-10 0.5 daily https://support.microchip.com/s/article/Error-Cell-XX-hasNo-contents-and-isNot-defined-in-library-1625098201305 2021-07-10 0.5 daily https://support.microchip.com/s/article/Error-CMP031-Top-level-Port-is-not-attached-to-a-pad-1625098201334 2021-07-10 0.5 daily https://support.microchip.com/s/article/FAQs-About-Actel-Device-Checksums-and-Silicon-Signatures-1625098132355 2021-07-10 0.5 daily https://support.microchip.com/s/article/Fast-Power-Up-for-MX42-Devices-Manufacturer-Prior-to-April-1999-1625098134936 2021-07-10 0.5 daily https://support.microchip.com/s/article/Fatal-Error-during-back-annotated-simulation-with-Modelsim-ME-version-1625098146479 2021-07-10 0.5 daily https://support.microchip.com/s/article/FlashPro4-5-letters-of-Volatility-1625098141587 2021-07-10 0.5 daily https://support.microchip.com/s/article/Generating-a-Pin-Report-1625098196379 2021-07-10 0.5 daily https://support.microchip.com/s/article/Generating-an-Actel-specific-EDIF-Netlist-from-Synopsys-1625098136377 2021-07-10 0.5 daily https://support.microchip.com/s/article/Getting-Error-when-opening-Libero-Help-in-Linux-1625098145636 2021-07-10 0.5 daily https://support.microchip.com/s/article/Get-cells-in-set-preserve-command-fails-during-Place-and-Route-1625098143682 2021-07-10 0.5 daily https://support.microchip.com/s/article/Hierarchy-Connector-in-MIX-Schematic-HDL-Design-1625098200719 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-can-I-configure-the-afm-file-to-program-the-security-fuse-automatically-in-Actel-devices-with-the-Silicon-Sculptor-software-1625098132878 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Can-I-define-a-BUS-in-Libero-s-Viewdraw-Schematic-Capture-Tool-1625098199803 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-can-I-determine-the-status-of-the-Security-Fuse-on-an-Actel-Antifuse-FPGA-1625098132359 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-can-I-disable-VITAL-glitch-generation-in-my-ModelSim-simulation-1625098198384 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-can-I-set-the-Base-Time-Unit-and-Display-Time-Unit-in-Wave-Former-Lite-1625098134503 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Add-I-O-Pins-To-Design-Architect-Schematics-1625098199772 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Assign-Pins-to-My-Design-Within-the-Synopsys-Environment-1625098133472 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Create-New-Cores-in-ACTgen-1625098194353 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Generate-the-ACTgen-Reports-Log-file-1625098131068 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Generate-the-ACTgen-Reports-Log-file-1625098194838 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Modify-Existing-Cores-in-ACTgen-1625098194370 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-do-I-set-the-TRST-pin-during-JTAG-and-Debug-Mode-for-the-RTSX-RTSX-S-and-SXA-devices-1625098202025 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Setup-the-Synopsys-Integrator-Environment-Variables-for-Use-with-Mentor-Graphics-1625098200282 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Specify-I-O-Pin-Assignments-in-a-VIEWlogic-Schematic-1625098200735 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-do-I-tell-Synopsys-DC-to-avoid-specific-Actel-macros-1625098136385 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Translate-a-Design-From-Another-Device-Technology-to-the-Actel-Antifuse-Technology-1625098133476 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-do-I-Translate-Timing-Constraints-from-the-Synopsys-Format-into-the-Designer-Format-1625098133468 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-do-I-use-a-generic-ProASICPLUS-BSDL-file-for-a-design-with-Schmitt-Trigger-Input-1625098131088 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-Do-I-Use-a-Generic-ProASICPLUS-BSDL-file-for-a-design-with-Schmitt-Trigger-Input-1625098199412 2021-07-10 0.5 daily https://support.microchip.com/s/article/How-do-I-use-Actel-s-Windows-Programming-software-with-the-Action-Probe-1625098131119 2021-07-10 0.5 daily