<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd">
    <url>
        <loc>https://support.microchip.com/s/article/Compatibility-of-S29GL064-NOR-Flash-with-SAM9x5-and-SAM9260-MPU</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/PolarFire-SoC-I-O-State-During-Programming</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SAM-MPU-s--Probe-and-validate-SAM9G45-MCK-value</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SAM-MPU-s--Maximum-SMC-performance-for-SAMA5D3x</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SAM-MPU-s--SAM9G25-Xin32-and-Xout32-pins-connection</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/PolarFire-SoC--Passing-an-HSS-Provided-Value-to-Linux-Through-the-U-Boot-Environment</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/MPU-s--Status-of-SAM9X25-GPIO--PD15-18--pins-during-Romboot</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SAM-MPU-s---3D-Model-for-SAM-MPUs</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/PMC-settings-for-running-AT91SAM9M10-G45-EK-at-100-MHz</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Obtaining-and-Using-the-udev-install-Script-Without-Full-Libero-Installation-for-FlashPro-Boards</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Easy-Guide-to-Build-bitstream-Gateware-and-buildroot-Linux-for-BeagleV-Fire-Board---PFSoC</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Libero--FlexLM-License-Checkout-Error-and-snpslmd-Daemon-Failure-in-Docker-Environment-for-Libero-2025-2</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Porting-mpfs-mac-mcc-stack-Bare-Metal-Project-to-PolarFire-SoC-Discovery-Kit----MPFS095T</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Porting-Bare-Metal-Ethernet-Demo-using-mpfs-uart-mac-freertos-lwip-Targeting-Discovery-Kit---MPFS095T</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/HSS--Building-and-Programming-Hart-Software-Services--HSS--onto-eNVM-for-PolarFire-SoC-Development-Kit-using-SoftConsole-in-Windows</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Interfacing-Source-Synchronous-ADC-with-PolarFire-FPGA--Implementation-Guide</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Resolving-Example-Code-Issues-for-PIC18F16Q41-Temperature-Indicator-Module-Project-with-MPLAB-X-IDE-v6-30-and-Latest-MCC</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/IOD-RX-IP--FSM-Reset-Issue-in-Fractional-Dynamic-Mode-Due-to-Clock-Not-Stable-at-Reset-Release</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Using-VDDI-3-3V-with-MIPI-RX-on-PolarFire-GPIO-Banks</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/PolarFire-FPGA-Recommended-Power-Up-Sequence-When-Using-SerDes-and-DDR-Interfaces</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Libero--How-to-Add-an-eNVM-Client-and-Fix-Locked-Inaccessible-eNVM-Sanitization-Option-alongwith-erasing-eNVM-in-Libero-SoC-FPExpress-for-PolarFire-SoC</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Role-of-HSS-in-loading-payloads-to-DDR-and-How-to-Generate-Payload-and-Run-Bare-Metal-Applications-from-DDR-on-PolarFire-SoC</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Is-it-a-Good-Practice-to-Run-Bare-Metal-Applications-on-the-E51-Core-or-Should-They-Run-on-U54-Cores-in-PolarFire-SoC</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Is-Hart-Software-Services--HSS--Required-even-for-Running-Simple-BareMetal-Applications-on-PolarFire-SoC</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/MiV--Enabling-Dual-Debug---Concurrent-Debugging--Simultaneous-MIV-Core-Debugging-with-SoftConsole-and-Fabric-Debugging-with-SmartDebug-IdentifyME-in-Libero-using-PolarFire-Eval-Kit</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Clarification-of-Maximum-Baud-Rate-for-CoreUARTapb-Operation</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Reliability-impact-of-floating-TCK-for-RTSX-devices</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/CB-package-and-CG-package-are-pin-and-footprint-compatible-and-can-be-assembled-in-the-same-board-design</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-the-maximum-supported-data-rate-per-lane-for-MIPI-CSI-2-on-PolarFire-SoC-devices-with-the-STD-speed-grade</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/What-is-BOOT-FAIL-signal-in-PolarFire-SoC-FPGA</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/can-bsdl-file-RT4G150-CG1657M-be-used-for-RT4G150-CCGA1657E-device</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/How-to-Obtain-the-Reliability-Report-and-FIT-Number-for-A3PE3000L-1PQ208I</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Applicability-of-ProASIC3E-3L-Radiation-Data-to-ProASIC3-nano-and-Process-Revision-Updates</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/RTG4-Resolver-Interface-IP-Core--Compatibility--Excitation-Method--Resource-Utilization--and-PLL-Implementation-Details</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Recovery-of-RT-PolarFire-FPGA-After-Interrupted-Programming-Event-Using-Zeroization</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Accessing-PolarFire-Proton-and-Neutron-SEE-Test-Reports-and-Documentation</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SmartDebug-Eye-Monitor-and-Smart-BERT-Support-for-MSS-SGMII-on-PolarFire-SoC-MPFS250T</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Recommendation-for-Clock-Splitter-IC-for-SLVS-EC-Reference-Clock-Input-on-MPF300TS</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Understanding-the-Post-Radiation-Timing-Warning-in-Libero-IDE--RTAX-Devices</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/HSS-Cannot-Be-Used-as-the-UBL-in-boot-mode-2-of-PFSoC</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Information-on-PolarFire-SoC-MSS-FIC3-timing-model</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Understanding-CoreTSE-REMOTE-FAULT-Status--STATUS-Register-Bit-4--in-BASE-T-and-SGMII-Configurations</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Configuring-MIPI-CSI-2-TX-via-IOD-for-RPi-with-MPFS250T--Voltage--Resistor--and-Clocking-Guidance</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/PolarFire-FPGA-Over-Temperature-Protection-and-Device-Behavior-Near-Maximum-Rated-Temperature</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Core1553BRM-V4-3-on-MPF500T--CPU-Read-and-Backend-Memory-Write-Timing-Conflict</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Core1553BRM-RT-Mode-Status-Word-Corruption-on-MPF300TS-and-Initialization-Workaround</loc>
        <lastmod>2026-06-30</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Floating-License-Debug-Log-Shows-Incompatible-Vendor-Daemon-Errors</loc>
        <lastmod>2026-06-29</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SEU-Protection-for-the-uSRAMs-inside-the-PolarFire-COREAXIINTERCONNECT-IP-core</loc>
        <lastmod>2026-06-29</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/Configurable-FIFO-Depth-to-Reduce-SEU-Exposure-in-PolarFire-COREAXIINTERCONNECT</loc>
        <lastmod>2026-06-29</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url>
    <url>
        <loc>https://support.microchip.com/s/article/SEU-Impact-on-PCIe-Data-Path-Buffers-in-PolarFire-COREAXIINTERCONNECT</loc>
        <lastmod>2026-06-29</lastmod>
        <priority>0.5</priority>
        <changefreq>daily</changefreq>    
    </url> 
</urlset>